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ABSTRACT
The aim of this article is to guide image sensors designers to optimize the analog-to-digital conversion of pixel
outputs. The most common ADCs topologies for image sensors are presented and discussed. The ADCs specific
requirements for these sensors are analyzed and quantified. Finally, we present relevant recent contributions of
specific ADCs for image sensors and we compare them using a novel FOM.
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review.
1. INTRODUCTION
The analog-to-digital conversion of pixels outputs is a very important process that affects the image quality, the
frame rate, or it can even impose restrictions to the imager layout. Vision sensor designers are not usually experts
in the design of analog-to-digital converters. On the other hand, ADCs designers are sometimes not aware of
the special requirements than ADCs have to satisfy for pixel output digitization. General purpose ADCs are not
suitable for commercial image sensors. Some of their specifications can be oversized leading to unnecessary power
or area consumption. On the contrary, if they do not achieve some of the imager requirements for the signal
digitalization, they will degrade the image quality. This document is organized as follows: Section.2 compares
the different read-out topologies usually employed with image sensors. The special requirements of ADCs are
presented and qualified in Section.3. Finally, an overview and a comparison of the performance of recent relevant
ADCs for image sensors is provided.
2. ADCS TOPOLOGIES
In this section we are going to discuss the different topologies1 to digitize pixel outputs. We will study how the
conversion speed can be increased by adding more than one ADC per pixel array.
2.1 Global ADCs
The traditional approach was to use a single ADC per sensor. All the pixels outputs were time multiplexed to
the input of a global ADC to provide a digital output. The analog-to-digital frequency conversion of an entire
frame, fconv, is given by the following equation:
1
fconv =
[
M ·N ·
(
τADC + τRO · nbits
nparallel
)]−1
(1)
where M and N are the number of pixels per row and column respectively, τADC is the ADC sampling time
(τADC = 1/fs), τRO is the time required to send one bit out of the chip, which depends of the master clock
frequency, nbits is the number of bits per sample, and nparallel is the number of parallel digital outputs. The
ADC usually was integrated on chip to maximize the frame rate and reduce the FPN.
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Figure 1. Frequency of conversion for different ADC topologies: global ADC, column parallel ADCs, and pixel level ADCs.
2.2 Column parallel ADCs
The demand of commercial sensors with high resolution and high frame rates requires to reduce significantly the
time dedicated to read out the pixel outputs. Under these requirements, global ADCs are not practical and have
been deprecated during the last years. Obviously, by increasing the number of ADCs working in parallel with
different groups of pixels, the frame read-out time will be reduced.
For simplicity, by placing one ADC per column, all the pixels of one row can be sampled and read out
simultaneously. This approach has a twofold benefit: the frame read-out speed is increased significantly and the
requirements for the conversion time are less restrictive. The frequency of the frame analog-to-digital conversion
is almost M times faster:
fconv =
[
M ·N ·
(
τADC
M
+ τRO · nbits
nparallel
)]−1
(2)
The main challenges are the area requirements for the ADC. The ADC width should be lower than the
pixels pitch. The power consumption should be low because the number of ADCs will be increased significantly.
Another issue to take into account with multiple ADCs per sensor is the output data flow. We should have
circuitry to store and send out all the ADCs outputs. External devices connected to our sensor should also be
able to digest the output bit stream.
2.3 Pixel-level Analog-to-digital Conversion
Some authors2–4 propose digital pixel sensors (DPS) with integrated ADCs into each pixel. The DPS performance
takes advantage of the CMOS scaling-down properties. The idea is simple: each pixel has a dedicated ADC and
provides an independent digital output, increasing considerably the read-out speed. In this case, the conversion
frequency is given by
fconv =
[
τADC + τRO ·M ·N · nbits
nparallel
]−1
(3)
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Figure 2. Illustration of how shot-noise can be exploited to relax the ADC quantization noise specifications.5
Although the conversion speed is higher, there are important drawbacks. This method reduces the pixels fill
factor. It also requires massive parallel circuitry capable of reading the large amounts of data.
Fig.1 compares fconv for the three different read-out topologies for different array sizes (M ·N). We assume
for the computation that, M = N , τADC = 1µs, τRO = 10ns, and nbits = nparallel = 12. These values correspond
to standard modern ADC features (see Section.4 for more details). The value of fconv is always higher using
multiple ADCs. For arrays with a low number of pixels, the DPS topologies achieve the highest speed. However,
for large pixel arrays, this topology offers the same performance that the column parallel topology. For this
reason, DPS are usually aimed for high speed image sensors applications with low resolution arrays.
2.4 Future integrations
The development of 3D technologies with stacked and interconnected dies opens new possibilities to increase the
read-out speed without reducing the fill factor. One entire die (tier) could be dedicated for the ADCs design.
Ideally, the photo-active area could be placed on the top or the bottom (backside illumination) level and ADCs
could be placed below/above it. In such topology, fconv is given by,
fconv =
[
M ·N ·
(
τADC
Nadc
+ τRO · nbits
nparallel
)]−1
(4)
where Nadc is the number of ADCs on the bottom tier.
3. ADC REQUIREMENTS FOR IMAGE SENSORS
ADC designers are usually concerned about resolution, speed, and power. As we will discuss, an ADC for image
sensors does not need to satisfy strict requirements, but it is desirable to optimize its design to save area and
power consumption while maximizing the conversion speed.
Figure 3. FPN effect on image quality.
3.1 ADC resolution
The first question that we can try to answer is how many grey levels can our eye visualize. The DICOM standard
sets a maximum of 450 grey levels for display representation. This means that 9 effective bits resolution is enough
for an ADC conversion of the pixel outputs. This is not a very restrictive ADC resolution requirement, taking
into account the average bit resolution of the reported ADCs currently. ADCs for image sensors usually employ
10 or more effective bits. The photon shot-noise of image sensors can even be exploited to relax the requirements
of quantization noise introduced by ADCs depending on illumination values,5 as is shown in Fig.2.
3.2 Random noise
Another feature to take into account is the random noise introduced by the converter. It can be expressed in volts,
but image sensor designers usually express it in e− related to the full well capacity of the vision sensor. Random
noise provokes column fixed-pattern noise (FPN). This is a mismatch introduced by the different column ADCs
in a column parallel read-out topology. If the different ADCs connected to each column introduce mismatch, we
will perceive column variations of the grey levels when the array is illuminated with uniform illumination. As
previously mentioned, humans can detect 0.5% change in mean intensity.6 Fig.3 illustrates the effect of FPN in
a column parallel read-out topology.
3.3 Area
The area requirements are restrictive for image sensors. If we employ one ADC per column, the ADCs pitch must
be equal or lower than the pixel pitch. This limits in many cases the type of ADC that we can use. Nowadays
we can find very fine pixel pitches below 1µm in commercial image sensors.
3.4 Speed
The speed of the analog-to-digital conversion is an important parameter to consider. The ADC sampling fre-
quency, fs = 1/τADC , should be higher than:
fs >
1
NADC
(
FR
Npixels
− τRO · nbitsnparallel
) (5)
Where FR is the target frame rate, NADC is the number of ADCs shared by all the pixels, τRO is the amount of
time to send one bit out the chip, and nparallel is the number of digital outputs. Nowadays, for high resolution
image sensors usually NADC > 1. The maximum speed can be achieved when an ADC per pixel is implemented.
Therefore, there is a trade-off between read-out speed, pixel complexity, and output sensor throughput.
3.5 Power Consumption
Since most of image sensors are used in mobile devices, power consumption has become an important drawback.
Nowadays the dominant component of energy dissipation in CMOS image sensors with column-parallel ADCs
is ADC conversion followed by output read-out.7,8 Hence, there is a trade-off between conversion speed and
consumption. Power consumption in CMOS image sensors increases at least linearly in resolution and frame
rate.
Reference ADC type Resolution Random
Noise
Pixel Pitch Power Con-
sumption
fs FOM
9 SAR 14b 2.8e− (100µV) 4.2µm 41µW (DC) 3.5MS/s 1.2e−6
7 Cyclic 13b 2.5e− (153µV) 5.6µm 300µW 19.2MS/s 9.15e−6
10 Cyclic 17b 1.17e− (21µV) 7.1µm ND 31.15KS/s 1e−4
11 SAR 10b ND 2.25µm 41µW 0.56MS/s 2e−4
12 S. Slope 12b 1.1e− (121µV) 1.4µm 100µW 31.7KS/s 2e−4
13 Cyclic 13b-19b 1.2e− (80µV) 7.5µm 436µW 1.5-2.3MS/s 2e−4
14 SAR 11b 527µV 7µm 209µW 0.83MS/s 3.2e−4
15 SAR 10b 240µV 10µm 35.46µW 240KS/s 3.5e−4
8 Σ∆ 12b 1.9e− 2.25µm 148µW 0.14MS/s 7e−4
16 Σ∆ +
cyclic
14b ND 3.9µm ND 0.125MS/s 0.0017
17 S. Slope 12b ND 2.97µm ND 0.13MS/s 0.0038
18 S. Slope 13b ND 2.5µm ND 6.6KS/s 0.027
5 M. Slope 10b Adaptive 7.5µm 130µW 0.8MS/s 0.047
19 S/M Slope 10b Adaptive 10µm ND 0.43MS/s 0.0522
20 Cyclic 12b 1800µV 10µm 430µW 0.17MS/s 0.1512
21 SAR 9b 335µV 100µm (3D) 381µW 4.4MS/s 0.57
Table 1. Relevant ADCs for image sensors recently published
4. STATE-OF-THE-ART
We summarize in Table.1 some relevant ADCs recently reported. All of them are targeted for image sensors with
column parallel read-out. In order to compare them, we defined a new FOM for ADCs for imagers:
FOM =
Ns · Pitch2 · P
2Nbits · fs (6)
The FOM was written in the ”lower-is-better” form to simplify comparison. It rewards the number of bits,
Nbits, and the speed sampling frequency, fs. It penalties the random noise, Ns, of the ADC (expressed in
Vrms), the power, P , and the minimum pixel width that can read out, Pitch. Comparing the FOM values, SAR
and cyclic ADCs offer very good performance. Slope ADCs perform worse, but are still frequently used due
to their simplicity and the possibility of implementing them using very low pitches. Σ∆ converters and hybrid
architectures with them also offer good performance.
5. CONCLUSIONS
Some guidelines to optimize the pixel analog-to-digital conversion are given. The document address how the read-
out speed is increased by placing different number of ADCs operating in parallel. Moreover, the requirements
that an ADCs for image sensors must satisfy have been described and quantified. Furthermore, a FOM to
compare different ADCs for image sensors has been defined. Finally, the performance of recent relevant ADCs
for image sensors have been compared using this FOM.
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